rm PTO-14	49				DEPARTMENT OF COMMERCE NT AND TRADEMARK OFFICE	ATTY. DOCKET MI22-2348	SERI	SERIAL NO. 10/62)				
		LIST		FART CITED BY APPLICANT Use several sheets if necessary)			APPLICANT Tyler A. Lowrey et al.					
							FILING DATE 7/25/03 GROUP Filed herewith 7/25/03					
Examiner	_		ument	Date		U.S. PATENT D	OCUMENT:	<del></del>	<del></del>			
Initial		Number			<u> </u>	<del></del>						
74	AA	6,159,818		12/00	Durcan et al.							
70	AB	5,953,608		09/99	Hisota							
To .	AC	6,103	3,568	08/00	Fujiwara			<u></u>	<u> </u>			
		Doc	ument	Date	FOREIGN PATENT DOCUMEN  Country	TTS	Class	Subclass	Tree	nslation		
			Document Number		Country		CIBSS	20001233	Yes	No		
11	AD	DE	199 07 062 A 1	11/99	Germany	· · · · · · · · · · · · · · · · · · ·				<del>  "</del>		
90	AE	1	0 901 159 A2	10/99	EPO							
<del>-</del>			отъ	ier refer	ENCES (including Author, Title, Date	e, Pertinent Pages, Etc.	)		-			
	AF		M. Asakura et al.; "A 34ns 256Mb DRAM with Boosted Sense-Ground Scheme"; IEEE International Solid-State Circuits Conference,									
H			1994; 2 pages									
He	AG		T. Inaba et al.; "A 250mV Bit-Line Swing Scheme for a 1V 4Gb DRAM"; 1995 Symposium on VLSI Circuits Digest of Technical									
			Papers; pp. 99-100									
710	АН		Takeshi Hamamoto et al.; 'Cell-Plate-Line and Bit-Line Complementarily Sensed (CBCS) Architecture for Ultra Low-Power									
ju			Non-Destructive DRAMs"; 1995 Symposium on VLSI Circuits Digest of Technical Papers; pp. 79-80									
3//	AI		Mikio Asakura et al.; "Cell-Plate Line Connecting Complementary Bitline (C') Architecture for Battery Operating DRAMS"; LSI									
/4			Research and Development Laboratory; undated; pp. 59-60									
$\overline{\gamma}_{\prime\prime}$	AJ		Mikio Asakura et al.; 'Cell-Plate Line Connecting Complementary Bit-Line (C') Architecture for Battery-Operating DRAM's'; IEEE									
プル			Journal of Solid-State Circuits, Vol. 27, No. 4, April 1992; pp. 597-602									
TU	AK		Satoshi Shinozaki;	*DRAMS in	the 21st Century"; 1996 IEDM Sho	ort Course; 5 pages			-			
700		_										
\/	AL.	·	Nicky Chau-Chun Lu et al.; "Hal-V <sub>DD</sub> Bit-Line Sensing Scheme in CMOS Dram's"; IEEE Journal of									
<i>+</i> /\			Solid-State Circuits	s, Vol. SC-19	), No. 4, August 1994; pp. 451-454							
	AM					·		· · · · · · · · · · · · · · · · · · ·				
			1									

DS725/03 2/2

Form PTO-1449				J.S. DEPARTMENT OF COMMERCE ATENT AND TRADEMARK OFFICE	ATTY. DOCKET NO. MI22-2348			SERIAL NO. WO MOZ				
	•	LIST OF ART CITED (Use several sheets	CANT	APPLICANT Tyler A Lowrey et al.								
	_	<b>(</b>	FILING DATE					GROUP 2812_				
U.S. PATENT DOCUMENTS												
*Examiner Initial		Document Number	Date	Name		Class	Subclass	Filing Date If Appropriate				
94	AA	5,759,893	06/98	Wu								
Gu	АВ	6,184,081 B1	02/01	Jeng et al.								
gu	AC	6,037,234	03/00	Hong et al.								
94	AD	6,004,859	12/99	Lin								
94	AE	5,770,500	06/98	Batra et al.				7				
J'A	AF	5,793,076	08/11/98	Fazan et al.								
Su	AG	4,990,980	02/05/91	Wada			7					
SU	АН	6,284,591 B1	09/04/01	Lee								
94	AJ	6,274,423 B1	08/14/01	Prail et al.								
ġи	۸J	6,265,263 B1	07/24/01	Wu								
Qu	AK	2001/0044181 A1	11/22/01	Nakamura	/							
				FOREIGN PATENT DOCUMENTS								
		Document Number	Date	Country		Class	Subclass	Yes No				
	AL	DE 195 43 539 C I	04/97	Germany								
33	AM	WO 96/28844	09/96	PCT								
94	_AN	JP 411274434 A	10/1999	Japan (Sako)								
	AO											
	AP											
			OTHER REFER	ENCES (including Author, Title, Date, I	Pertinent Pages, Etc.)							
	AR											
	2A											
	Ī											
	AT											
EXAMENTE M. Lennes DATE CONSUMBED 24, 2004												
*EXAMIJER: Initial if reference considered, whether or not citation is in-comformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.												